UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|--|--|----------------------|---------------------|------------------|--|
| 10/533,291 | 02/07/2006 | Paul Colfer | 200316610-2 | 6028 | |
| | 7590 06/24/2008 VLETT PACKARD COMPANY | | | EXAMINER | |
| P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION | | | HO, ANTHONY | | |
| | FORT COLLINS, CO 80527-2400 | | ART UNIT | PAPER NUMBER | |
| | | | 2815 | | |
| | | | | | |
| | | | NOTIFICATION DATE | DELIVERY MODE | |
| | | | 06/24/2008 | ELECTRONIC | |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

JERRY.SHORMA@HP.COM mkraft@hp.com ipa.mail@hp.com

| | Application No. | Applicant(s) |
|---|---|---|
| | 10/533,291 | COLFER ET AL. |
| Office Action Summary | Examiner | Art Unit |
| | ANTHONY HO | 2815 |
| The MAILING DATE of this communication ap Period for Reply | ppears on the cover sheet with the | correspondence address |
| A SHORTENED STATUTORY PERIOD FOR REPLEWHICHEVER IS LONGER, FROM THE MAILING ID. - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by stature Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | DATE OF THIS COMMUNICATIO .136(a). In no event, however, may a reply be tind d will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE | N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133). |
| Status | | |
| 1) Responsive to communication(s) filed on 09 / | is action is non-final. ance except for formal matters, pr | |
| Disposition of Claims | | |
| 4) | awn from consideration. | |
| Application Papers | | |
| 9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E | cepted or b) objected to by the edrawing(s) be held in abeyance. Section is required if the drawing(s) is ob | e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d). |
| Priority under 35 U.S.C. § 119 | | |
| 12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list | nts have been received. nts have been received in Applicat ority documents have been receiv au (PCT Rule 17.2(a)). | ion No ed in this National Stage |
| Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date | 4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other: | ate |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on March 5, 2008 has been entered.

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

Claims 1 and 22 are objected to because of the following informalities: The phrase "and subsequently; and" in line 7 of claim 1 and claim 22 contains awkward language. Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Page 3

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-20, 22-30, 63-64, 68, 71, and 74-75 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Yudasaka et al (EP 1085578).

In re claims 1-3, Yudasaka et al discloses a method of manufacturing an electronic component comprising at least one n- or p-doped portion, comprising the steps of: codepositing inorganic semi-conducting nanoparticles as a solid in liquid suspension and dopant on a substrate, the nanoparticles comprising silicon element or germanium element; fusing in situ on the substrate the nanoparticles by heating to form a continuous layer through a physical change of melting; and subsequently; recrystallizing the layer (paragraph 0004; paragraph 0045 – paragraph 0066).

In re claims 4-6, Yudasaka et al discloses the step of fusing and/or recrystallizing is carried out in a reducing atmosphere (paragraph 0065).

In re claims 7-10, Yudasaka et al discloses the step of heating using laser pulses and cooling (paragraph 0045 – paragraph 000070).

In re claims 11-13, Yudasaka et al discloses the nanoparticles are deposited in a suspension of a carrier fluid (paragraph 0069 – paragraph 0074).

In re claims 14-18, Yudasaka et al discloses the different printing processes (paragraph 0045 – paragraph 0075).

In re claims 19-20, Yudasaka et al discloses the electronic component is a transistor, capacitor, or a diode (Figure 5; Figure 6; Figure 7).

In re claims 22-26, Yudasaka et al discloses a method of manufacturing an electronic component comprising at least one n- or p-doped portion, comprising the steps of: codepositing discrete nanoparticles of semi-conducting material as a solid in liquid suspension with a dopant on a substrate, the nanoparticles comprising silicon element or germanium element; fusing in situ on the substrate the nanoparticles with one or more first laser pulses to form a continuous layer through a physical change of melting; and subsequently; recrystallizing the continuous layer (paragraph 0004; paragraph 0045 – paragraph 0075).

In re claims 27-29, Yudasaka et al discloses the step of fusing and/or recrystallizing is carried out in a reducing atmosphere (paragraph 0065).

In re claim 30, Yudasaka et al discloses the electronic component is a transistor, capacitor, or a diode (Figure 5; Figure 6; Figure 7).

In re claims 63-64 and 68, Yudasaka et al discloses both a first semiconducting material and a second semiconducting material (paragraph 0045 – paragraph 0070; Example 1).

In re claim 71, Yudasaka et al discloses depositing nanoparticles on a further substrate, causing the nanoparticles to fuse and recrystallise to form a recrystallized film or layer (paragraph 0045 – paragraph 0070; Example 1).

In re claims 74-75, Yudasaka et al discloses a component using the above method (Example 1; Figure 5, Figure 6, Figure 7).

Claims 1-20, 22-30, 63-64, 68, 71, and 74-75 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Furusawa et al (WO 00/59044 – US Patent 6,518,087 is patent family member used for citation purposes).

In re claims 1-3, Furusawa et al discloses a method of manufacturing an electronic component comprising at least one n- or p-doped portion, comprising the steps of: codepositing inorganic semi-conducting nanoparticles as a solid in liquid suspension and dopant on a substrate, the nanoparticles comprising silicon element or germanium element; fusing in situ on the substrate the nanoparticles by heating to form a

Art Unit: 2815

continuous layer through a physical change of melting; and subsequently; recrystallizing the layer (column 9 – column 12).

In re claims 4-6, Furusawa et al discloses the step of fusing and/or recrystallizing is carried out in a reducing atmosphere (column 9 – column 12).

In re claims 7-10, Furusawa et al discloses the step of heating using laser pulses and cooling (column 9 – column 12).

In re claims 11-13, Furusawa et al discloses the nanoparticles are deposited in a suspension of a carrier fluid (column 9 – column 12).

In re claims 14-18, Furusawa et al discloses the different printing processes (column 9 – column 12).

In re claims 19-20, Furusawa et al discloses the electronic component is a transistor, capacitor, or a diode (Figure 3; Figure 4; Figure 5).

In re claims 22-26, Furusawa et al discloses a method of manufacturing an electronic component comprising at least one n- or p-doped portion, comprising the steps of: codepositing discrete nanoparticles of semi-conducting material as a solid in liquid suspension with a dopant on a substrate, the nanoparticles comprising silicon element

Art Unit: 2815

or germanium element; fusing in situ on the substrate the nanoparticles with one or more first laser pulses to form a continuous layer through a physical change of melting; and subsequently; recrystallizing the continuous layer (column 9 – column 12).

In re claims 27-29, Furusawa et al discloses the step of fusing and/or recrystallizing is carried out in a reducing atmosphere (column 9 – column 12).

In re claim 30, Furusawa et al discloses the electronic component is a transistor, capacitor, or a diode (Figure 3; Figure 4; Figure 5).

In re claims 63-64 and 68, Furusawa et al discloses both a first semiconducting material and a second semiconducting material (column 9 – column 12; Example 1).

In re claim 71, Furusawa et al discloses depositing nanoparticles on a further substrate, causing the nanoparticles to fuse and recrystallise to form a recrystallized film or layer (column 9 – column 12; Example 1).

In re claims 74-75, Furusawa et al discloses a component using the above method (Example 1; Figure 3; Figure 4; Figure 5).

Response to Arguments

Applicant's arguments filed March 5, 2008 have been fully considered but they are not persuasive.

In response to applicant's argument that Yudasaka and Furusawa do not disclose a method of co-depositing inorganic semi-conducting nanoparticles and dopant on a substrate, examiner asserts, for example, that the silicon compounds disclosed in Yudasaka are solid nanoparticles. Compounds 1-5 of Yudasaka are solid nanoparticles because they consist of cyclical silicon compounds of, for example, 6-14 silicon atoms comprising a "nanoparticles" solid. There is no specific structural recitation in regards to the nanoparticles in the claim that would distinguish over the solid nanoparticles of Yudasaka.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., the nanoparticles consist only of silicon element or germanium element) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANTHONY HO whose telephone number is (571) 270-1432. The examiner can normally be reached on M-Th: 10:30AM-9:00PM EST.

Application/Control Number: 10/533,291 Page 9

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. H./ Examiner, Art Unit 2815

/Jerome Jackson Jr./
Primary Examiner, Art Unit 2815